In this paper we propose a digital background adaptive calibration technique for correcting offset and gain mismatches in multi-path sigma-delta (ZA) modulators. The proposed technique allows us to cancel the spurious tones introduced by offset and gain mismatches among the paths only by processing the digital output, without interfering with the operation of the modulator. This solution is also effective for any other time-interleaved AID converter topology. Simulation results on a four-path band-pass ZA modulator demonstrate the effectiveness of the proposed calibration technique, which allows us to achieve significant improvements of the SNR and the SFDR in the presence of mismatches.
INTRODUCTION
The new generations of electronic instruments and telecommunication devices require integrated analog-to-digital converters (ADCs) with increasing high operation speed and, at the same time, increasing linearity and resolution. An analog demultiplexer selects each ADC in tum to receive the input signal. The corresponding digital multiplexer interleaves the digital outputs of the ADCs, thus producing the overall A/D conversion result. The ADCs can be of any type and operate at a sampling frequency equal to f C K / M , where fcK is the overall sampling frequency of the time-interleaved ADC and M is the number of channels (or paths). The speed requirements on each converter are therefore relaxed by a factor M. However, a larger number of converters leads to larger chip area and power consumption.
MULTI-PATH XA MODULATOR
The use of sigma-delta (ZA) modulators in the multi-path architecture leads to interesting features [2] . Namely, a multipath architecture implements a band-pass response by using low-pass EA modulators, as shown in Fig. 2 . This simplifies the design: low-pass EA modulators are inherently less sensitive to component mismatches; therefore, dynamic range and stability become a less critical issues. The theory of multiple path circuits in the z-domain shows that
where H p ( z ) is the transfer function of the single path. If H,(z) has low-pass shape (LP-EAi). its spectmni is replicated at multiples o f f C K / M , as shown in Fig. 2b . thus leading to a band-pass transfer function centered around f c K / 4 , A second benefit of multi-path architectures is that each channel operates at a lower frequency than the overall ZA modulator. Finally, the multi-path topology achieves the same signal-to-noise ratio (SNR) of single-path architectures using a lower-order loop filter, with benefits in terms of stability and complexity. Unfortunately, multi-path ZA modulators suffer of the typical time-interleaved ADC drawbacks. In particular, offset and gain mismatches among the parallel channels produce spnrious tones in the signal band, thus worsening the spurious-free dynamic range (SFDR) performance.
OFFSET MISMATCH
Assume that the ADC in each path of the interleaved architecture of Fig. 2 are affected by offset. The ADC output will show an offset equal to the average of the offsets of the dif- and its output spectrum (b) ferent paths and M -1 additional tones, located at
, with amplitude proportional to the offset mismatch among paths [3). Very likely, at least one of these tones will fall inside the signal band. Therefore, the use of multi-path topologies seems to be unsuitable for high-resolution ADCs, although several calibration techniques have been proposed for attenuating the spurious tones due to mismatches.
In band-pass applications the anti-aliasing filter can remove the DC components. Therefore, an on-line measurement of the offset is conceptually possible. Unfortunately, the sampling frequency in a single path of a time-interleaved ADC is lower than the Nyquist limit. Therefore, high frequency signal components can be folded at low frequency. Moreover, due to the phase shift between the channels, there is no correlation among the folded DC components of the different paths.
Calibration techniques have been proposed to solve the problem. Some of them, such as digital filtering of the output to remove the tones, are effective only in time interleaved systems with two paths. In two path architectures the offset mismatch causes only one additional tone at frequency fCK/2 (the upper boundary of the Nyquist band), which can be digitally filtered out. However, signal components eventually present at f C K / 2 are also removed [4,5]. For a larger number of paths the residual tone falls at f C K / M . Since signal can be present at this frequency, this calibration method becomes unpractical.
One way to overcome the problem is to perform the on-line calibration only when the input is in the idle state. However, this solution is not a true on-line offset calibration any more.
The calibration solution proposed in [6] , uses an additional path. Having M + 1 paths available, one of them can be calibrated while the remaining M operate the A D conversion. Once the calibration cycle terminates another path is placed in the calibration section. Therefore, every M + 1 calibration cycles all of the paths are calibrated and the system starts a new global calibration sequence.
This technique is effective for Nyquist-rate converters, but it cannot be applied to ZA modulators, since their output depends on the input history. Therefore, if we periodically replace one of the Zb modulators with a calibrated one, we introduce a periodic deviation of the single path history with respect the ideal one. This causes a discontinuity in the output in the time slots including the switching transient resulting in an unacceptable degradation of the SNR. Fig. 3 shows the block diagram of the proposed adaptive offset calibration technique applied to a four-path ZA modulator. The solution uses an additional path, assumed to be the reference element. Fig. 3 , instead of periodically placing one path in a calibration section, the reference path (CHANNEL R ) is connected in parallel to the path that we want to calibrate. The parallel connection lasts for N clock cycles ( N T c K ) and can be realized by simply assigning the clock phases of the channel under calibration to the reference path.
PROPOSED CALIBRATION TECHNIQUE
The difference between the digital outputs of the path under calibration and the reference path is integrated over the calibration time slot N T C K . The result is a digital word proportional to the difference between the offsets of the two paths. To verify that, let us assume that the output y of each channels is given by
where STF and NTF are the signal transfer function and the noise transfer function of the low-pass ZA modulator, respectively. The difference between the outputs of the two paths averaged over N samples becomes Since the STF is equal to one in the signal band, the first term of Eqn. (3) becomes the offset mismatch. The second term is zero, being the two inputs equal (S, = Sc). The NTF in the third term is an high-pass function. Therefore, the third term vanishes as the length of the average operation goes to infinity. In practice, a suitably long averaging makes the third term negligible. It turns out that (AO) represents an estimation of the offset mismatch, whose precision depends on N . Assume that the system requires an accuracy of the offset mismatch calibration as good as the least significant bit (LSB) of overall converter resolution after decimation. Since the resolution of (AO) from Eqn. (3) is L S B z A / N , with LSEFA denoting the LSB of the modulator quantizer, we obtain the condition
where M is the overall resolution (after decimation) and K is the number of bit of the multi-bit ZA modulator. A larger averaging period by a given power of 2 requires truncation but it provides a better accuracy.
The word-length of the accumulators (LA,--) used in the AV-ERAGE block must be sufficiently large to avoid overflow. Observe that even if the two XA modulators connected in parallel process the samc input, the outputs can be different even for matched offset, since the initial conditions of the integrators are different. Therefore, we have to foresee some extra room for the random difference of the outputs, leading to
where AO,,, is the maximum expected offset mismatch. The above described calibration technique operates completely in the digital domain outside the XA modulator feedback loop. Indeed, the offset correction is performed by adding the estimated offset mismatch (AO) to the modulator output, while the 2 A modulator operates exactly as in the absence of the calibration circuit without any SNR degradation.
When ( AO) is added to the output of the path under calibration, its overall offset becomes equal to the offset of the reference path. This procedure is repeated for the M paths of the ZA modulator. At the end all the M paths have the same overall offset of the reference path, thus avoiding spurious tones. Fig. 4 shows simulation results for a four-path band-pass ZA modulator operating at 320 MHz (each path operates a1 80 MHz). The offset mismatch is a random number whose amplitude is as large as about IO mV. The simulation tool is AdvanceMS with VHDL-AMS behavioral description of the system. The output data were post-processed with MATLAB. Fig. 4 demonstrates that the large tone caused by the offsel mismatch is reduced by 68 dB. W e used a time slot of 2'' samples and an accumulator word-length of 22 bits. A longer time slot improves the effectiveness of the calibration system. However, the hardware complexity also increases. In actual applications the choice of the averaging time must account for other non-idealities of the XA modulator (especially those determining the harmonic distortion): the residual tones produced by offset mismatch must be just lower than the highest tone caused by other effects.
GAIN MISMATCH
Another source of spurious components is the gain mismatch. Namely, replicas of the input signal spectrum with amplitude proportional to the mismatch appear around frequencies multiple of the single channel sampling rate (6) . that was supposed to be zero, in Eqn. (6) has a finite value. Therefore. any signal component around DC or multiples of f C K / M affects the offset estimation accuracy.
The same configuration illustrated in Fig. 3 together with a more complex digital signal processing enables the measurement and correction of the gain mismatches. The measurement of the offset mismatch required to solve Eqn. Observe that the accuracy of the gain error depends on the difference of the input signal at f C K / M during the two calibration cycles considered. Therefore, with zero or constant components ( A G ) is undetermined. This situation, in practical cases occurs rarely. Moreover, in idle conditions a suitable tone can be added at the input, if required.
The hardware necessary to correct the gain error is more complex than the simple offset compensation solution, since it requires the use of multipliers. However, the complexity is comparable with any other digital calibration methods. As for the offset case, the gain mismatch estimation and correction technique does not affect the performance of the ZA modulator, since all the circuit operates in the digital domain.
The combined gain and offset calibration method has been verified with behavioral simulation on the same Z A modulator architecture used for the offset correction (four-path, band-pass Z A modulator with 320 MHz clock frequency). An offset mismatch of IO mV and a gain mismatch of 0.5% leads to the output spectrum shown in Fig. 5 . The method reduces the tone due to the offset mismatch by about 60 dB and the ,tones due to the gain mismatches by about 30 dB.
CONCLUSIONS
This paper describes a technique for offset and gain mismatch calibration in multi-path Z A modulators. The proposed method offers several advantages: the accuracy of offset and gain compensation is limited only by the allowed calibration time does not require any special calibration signal that could limit the dynamic range of the ZA modulator and is independent of the ADC topology. The effectiveness of the calibration technique has been verified with behavioral (VHDL-AMS) simulation on a four-path band-pass ZA modulator. Results shows significant improvements of the SNR and the SFDR.
